

Sandip Kundu

Department of Electrical & Computer Engineering
309J Knowles Engineering Bldg
University of Massachusetts
151 Holdsworth Way, Amherst, MA 01003-9284

☎ +1 (413) 577-3309

FAX +1 (413) 545-4628

✉ kundu@umass.edu

🌐 <http://www-unix.ecs.umass.edu/~kundu>



Info

Office Christine Langlois
Manager langlois@ecs.umass.edu
+1 (413) 545-3621

Education

1984-1988 **PhD** in Electrical and Computer Engineering
Thesis Title On the Design of Testable CMOS Circuits and Codes for TSC systems
Advisor Prof. Sudhakar M. Reddy
Department of Electrical and Computer Engineering
University of Iowa
Iowa City, Iowa 52242

1979-1984 **B.Tech(Hons.)** in Electronics and Electrical Communication Engineering
Thesis Title Design and implementation of a CDMA transceiver
Advisor Prof. S. L. Maskara
Indian Institute of Technology
Kharagpur, West Bengal 721302, India

Employment

3/2017-present **Program Director** at the National Science Foundation, in the Division of Computer Network Systems, under the Directorate of Computer & Information Science & Engineering

1/2005-present **Professor** in the Department of Electrical & Computer Engineering
University of Massachusetts, Amherst, MA 01003

04/2000- **Principal Engineer** at Intel Corporation
01/2005 AN1-2B17, 1501 S. Mopac, Suite 400, Austin, TX 78746
Includes a semester on sabbatical at University of Freiburg, Germany

07/1997- **Senior Component Staff Engineer** at Intel Corporation
04/2000 2200 Mission College Boulevard, Santa Clara, CA 95052

09/1995- **Research Staff Member** at IBM Austin Research Laboratory
06/1997 MS 9460, 11400 Burnet Road, Austin, TX 78758

05/1988- **Research Staff Member** at IBM T. J. Watson Research Center
08/1995 24-258, PO Box 218, Yorktown Heights, NY 10598
includes a six month temporary assignment at PowerPC design center

Honors and Awards

- 2015 **Pesquisador Visitante Especial**
Highest level award from Brazil Ministry of Education, for research visit to Federal University of Rio de Janeiro, and other universities, for 6 months, over multiple trips.
- 2014 **Senior International Scientist** of the Chinese Academy of Sciences
Fellowship at the Institute of Computing Technologies of the Chinese Academy of Sciences
- 2012 **Senior Faculty Award**
University of Massachusetts at Amherst, College of Engineering
- 2011 **Best of ATS- 20th Anniversary Compendium**
Efficient BDD-based Fault Simulation in Presence of Unknown Values
- 2011 Invited Professorship **ENSEIGNANT INVITES**
University of Montpellier, France
- 2010 **Fellow** of the Japan Society for Promotion of Science
- 2009 **Best Paper Awards**
1. On Linewidth-based Yield Analysis for Nanometer Lithography, DATE Conference
 2. Predictive Thermal Management for Chip Multiprocessors using Co-Designed Virtual Machines, International Conference on High Performance Embedded Architectures Compilers (HiPEAC)
- 2007 **Fellow of the IEEE**
- 2006-2009 **Distinguished Visitor** of the IEEE Computer Society
- 2002 **Most Influential paper in 20 years**
The Best of ICCAD – 20 Years of Excellence in Computer Aided Design, Included in the 20th anniversary compendium of most influential papers in previous 20 year, titled On the design of robust multiple fault testable CMOS combinational logic circuits.
- 2000 **Intel Development Leadership Pioneer Award**
Highest award in 2000 from the Intel Microprocessor Design Group for a logic and fault simulation system that replaced a hardware accelerated simulator, permitting full chip Pentium IV class design (42M transistors) to be simulated on a single CPU IA-32 machine against defect based fault models. The simulator was demonstrated as a showcase technology by Paul Otellini, Chief Operating Officer of Intel at Design Automation Conference'1999, and by Bill Gates, Chairman of Microsoft Corporation at Intel Microsoft Workstation Leadership forum in Burlingame, CA in 1999.
- 1996 **IBM Invention Achievement Plateau**
Based on patent count
- 1994 **IBM Outstanding Technical Achievement Award**
for development of a new Automatic Test Pattern Generation tool which was the first tool capable of handling a million gate design on a state of the art workstation in 1992 with 128M memory at a unsurpassed performance and quality.

1993 **IBM Research Division Award**

for contribution to Logic Synthesis system. The contribution was on removal of redundancy from logic as well as removal of false timing paths. This technology was later licensed to Synopsys Corporation.

1999 **Best Paper in International Conference on Computer Design**

1979 **Government of India National Scholarship**

based on performance at National Talent Search Examination at the end of Secondary School Education.

Major Contributions to Industry

- 2000 Ultra-drowsy power savings mode in Intel XScale mobile processors: Devised a scheme to save power during state of inactivity which makes it suitable for hand held and wireless applications. US Patent 6,715,091: System for rearranging plurality of memory storage elements in a computer process to different configuration upon entry into a low power mode of operation
- 1999 Invented a modeling technology that allows asynchronous circuits to be simulated by synchronous circuit simulators. This allowed Intel Pentium™ chip to be simulated in its entirety including synchronous, asynchronous, clock-gating and clock distribution systems. The simulator was showcased by Paul Otellini, who was COO of Intel at that time, live, during his keynote speech at Design Automation Conference in 1999. Later, this simulator was also demonstrated by Microsoft Chairman Bill Gates, at Intel Microsoft Workstation Leadership Forum in Burlingame, California on June 30, 1999 as a breakthrough capability. This work resulted in employee award at the highest level (Intel Development Leadership Pioneer Award).
US Patent 6,973,422: Method and apparatus for modeling circuits with asynchronous behavior
- 1994 Automated extraction of gate level model from transistor level schematic, which could reason through both static signal based circuits as well as pulsed signal (return to zero/ return to one) based circuits. This capability allowed conversion of custom CMOS circuits to gate level model; even in presence of internal feedback, for test pattern generation and circuit verification. This software, called GateMaker™ was acquired by Cadence Corporation from IBM and is used by custom circuit designers.
US Patent 5,629,858: CMOS transistor network to gate level model extractor for simulation, verification and test generation

Major Contributions to Theory

- 1994 Developed first linear time algorithm for *incremental enumeration* of longest paths; initially used by IBM and NextWave Design Automation Systems in their timing verification product, used in wide array of applications today.
- 1991 In mid 80s, it was established that many irredundant CMOS circuits are not robustly testable. I proved that for any Boolean function, there exists at least one design implementation that is robustly testable for all CMOS stuck open faults and path delay faults. This is a fundamental result in the design of testable circuits because it establishes that untestability is not tied to function - rather to implementation. This result was first published in International Conference in Computer Design in 1988. In 2002, International Conference in Computer Aided Design (ICCAD) celebrated 20th anniversary with a compendium of most noteworthy papers published in the previous 20 years. This paper was chosen to be included in this compendium for its significance and impact.
- 1988 Developed the theory of t-Symmetric Error Correcting/All Unidirectional Error Detecting Codes, proving that the resultant codes are decodable and asymptotically optimal, i.e., they become optimal as the code length increases. t-SyEC/AUED codes have found various applications; its use has been acknowledged by the NTT corporation

Research Funding

National Science Foundation, Co-PI, \$1,163,227.00, TWC: Medium: Designing Strongly Obfuscated Hardware with Quantifiable Security against Reverse Engineering, with Christof Paar and Daniel Holcomb, 8/1/2016-7/31/2020

Intel Corporation, \$300,000.00, 4/2015- open-ended, Embedded Hardware Security Primitives: Low-Cost, Reliable, Unique, Modeling Attack Resistant PUFs and Secure TRNG, Sole-PI

National Science Foundation, Co-PI, \$499,997.00, Investigating Stealthy Hardware Trojans, with Christof Paar, 9/1/2014-8/31/2017

National Science Foundation, Co-PI, \$265,176.00, Collaborative Research: Eliminating the Energy Efficiency Barrier of Reconfigurable Architectures for Diverse Signal Processing in Mobile Devices, 6/1/2012-5/31/2015

National Science Foundation, PI, \$330,000.00, A Design Framework for Improving Reliability, Debug and Security of Multi-Core Systems, 8/1/2009-7/30/2012

Semiconductor Research Consortium, PI, \$120,00.00, A Design Framework for Improving Reliability, Debug and Security of Multi-Core Systems, 8/1/2009-7/30/2012

National Science Foundation, PI, \$149,621.00, Improving Reliability and Availability of Chip Multiprocessors, 8/1/2008-7/31/2010

Semiconductor Research Consortium, \$350,000, 06/01/2006 - 06/31/2010, Thermal Management in Mobile Microprocessors, with Wayne Burleson

National Science Foundation, \$100,037, Dynamic hardware adaptation of high performance CMPs for managing thermal hotspots, 10/1/2006-9/30/2008

Semiconductor Research Consortium, \$300,000, 07/01/2006 - 06/30/2009, Comprehensive Analysis of Leakage Current in UDSM CMOS Circuits, Sole-PI

Intel Corporation, \$80,000 6/2010- open-ended, Design of Error-Tolerant Computing Systems, Sole PI

Intel Corporation, \$105,000, 7/2006- open-ended, Error-Tolerant Circuit and System Design, Sole PI, Sponsored by Circuits Research Laboratory, Portland, OR (including supplement in 2007)

Intel Corporation, \$165,000, On-Die Circuitry to Enhance Survivability and Observability of Circuit Marginalities, 10/19/2006-open-ended ((including supplement in 2007)

Intel Corporation, \$2,694, Computer Equipments, 8/2006

Intel Corporation, \$318,000, 1/2006- open-ended, Robust and Low Power Adaptive Clocking Systems for Advanced Microprocessors, with Wayne Burleson (including supplement in 2007)

Intel Corporation, \$70,000, 8/2005- open-ended, Application of Diagnosis Techniques to Improve Design for Manufacturing/ DRC, Sole PI, Sponsored by Design Technology Group, Santa Clara, CA (including supplement in 2006)

Intel Corporation, \$7,500, Computer Systems Grant, 4/2005

KLA-Tencor Corporation, \$260,000, 2/2006- 2/2007, ProlithTMlicense grant

Teaching

Courses Taught

- ECE 232 Hardware Organization and Design
- ECE 242 Introduction to Data Structures
- ECE 353 Computer Systems Lab I
- ECE 354 Computer Systems Lab II
- ECE 373 Software Intensive Engineering
- ECE 654 Testing and Diagnosis of VLSI Systems
- ECE 697pp Design for Manufacturability and Reliability of VLSI Circuits
- ECE 558 Introduction to VLSI Design
- ECE 559 VLSI Design Project
- ECE 658 VLSI Design Principles
- ECE 659 Advanced VLSI Design Project

Significant Curriculum Development

- ECE 654 Developed from scratch.
- ECE 697pp Developed from scratch.
- ECE 354 Significantly altered labs with new components.
- ECE 353 Introduced UNIX components. New submission system.

Nominated for Distinguished Teaching Awards

In years 2010, 2009, 2006

Students

Post-Doctoral

2007-2009 Hyunbean Yi, PhD, Computer Science & Engineering, Hanyang University
Currently an Assistant Professor at Hanban National Univeristy, Daejeon, Korea

Doctoral

current Vinay Patil on Hardware Security
current Mohammed Nazmul Islam on Hardware Security
2016 Arunkumar Vijayakumar on Hardware Security
2016 Sudarshan Srinivasan on Low Power Architecture
2013 Rance Rodrigues, nVIDIA Corporation
2011 Kunal Ganeshpure, Mentor Graphics Corporation
2010 Aswin Sreedhar, Intel Corporation
2010 Alodeep Sanyal, Synopsys
2009 Omer Khan, Assistant Professor, University of Connecticut, Storrs

Masters

2015 Nithesh Kurella, Samsung
2013 Bharath Phanibhushana, Netronome
Arunachalam Annamalai, AMD
2012 Nishant Dhumane, Broadcom Corporation
2011 Lokesh Subramany, Global Foundries
Michael Buttrick, Intel Corporation
2010 Shruti Vyas, Intel Corporation
Spandana Remarsu, Intel Corporation
2009 Nagraj Kelageri, Qualcomm Corporation
Abhisek Pan, continued to PhD
Rance Rodrigues, continuing to PhD
2008 Aarti Choudhary, Intel Corporation
2007 Kunal Ganeshpure, continued to PhD
Tariq Bashir Ahmed, continued to PhD
Aswin Sreedhar, continued to PhD
Ashesh Rastogi, Intel Corporation
Atchuthan S Perinkulam, Vonage Corporation
2006 Tom Nielson, BAE Systems
Joe Brackett, BAE Systems

Professional Activities

Journal Editor

- 2015 Guest Editor, Joint Special Section on Defect and Fault Tolerance in VLSI and Nanotechnology Systems and *IEEE Transactions on Computers* and *IEEE Transactions on Nanotechnology*
- 2015 Guest Editor, *IEEE Transactions on Emerging Topics in Computing* Special Section on ISVLSI
- 2013 Guest Editor, Design methodologies for Nanoelectronic Digital and Analogue Circuits, *IET Transactions on Circuits, Devices and Systems*
- 2014-date Associate Editor, *IEEE Transactions on Dependable and Secure Computing*
- 2012-2014 Associate Editor, *ACM Transactions on Design Automation of Electronic Systems*
- 2007-2009 Associate Editor, *IEEE Transactions on VLSI*
- 2007 Guest Editor, *IEEE Transactions on VLSI Systems* Special Section on Autonomous silicon Validation and Testing of Microprocessors and Microprocessor-based Systems
- 2002-2007 Associate Editor, *IEEE Transactions on Computers*

Conference Steering Committee

- 2013-date IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
- 2013-date IEEE Internal Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)
- 2011-date International Conference on Computer Design (ICCD)

Conference General Chair/Co-Chair

- 2005 28th IEEE Defect and Fault Tolerance in VLSI and Nanotechnology Systems Symposium, (DFTS 2015)
- 2005 18th International Conference in VLSI Design, (VLSI 2005)
- 2005 TTTC Technical Forum on Meeting Time To Volume Challenges
- 2001 International Conference in Computer Design (ICCD 2001)

Conference Technical Program Chair/Co-Chair

- 2014 International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS 2014)
- 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2014)
- 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2012)
- 2001 Asian Test Symposium (ATS 2011)
- 2000 International Conference in Computer Design (ICCD 2000)

Conference Keynote Speaker

- 2016 IEEE International Symposium on Nanoelectronic and Information Systems, Indore, India
- 2008 Design and Diagnostics of Electronic Components and Systems, Bratislava, Slovak Republic
- 2008 DATE Workshop on the Impact of Process Variability on Design and Test, Munich
- 2005 Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, Innsbruck, Austria, 2005
- 2000 DCIS'2000, Montpellier, France
- 2000 Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, Grassau, Germany

Conference Panelist

- 2014 Design Automation Conference
- 2009 Design Automation Conference
- 2004 International Test Synthesis Workshop
- 2004 Design Automation and Test Conference
- 2000 International Test Conference
- 1998 International Test Conference
- 1996 International Conference in Computer Design
- 1995 Asian Test Symposium
- 1993 IEEE VLSI Test Symposium

Conference Technical Program Committee Member

- International Conference in Computer-Aided Design
- Design Automation Conference
- Design Automation and Test in Europe
- International Conference in Computer Design
- Asian Test Symposium
- European Test Symposium
- ISVLSI, SPIE, DELTA, IOLTS, DFTS and many others

Semiconductor Research Consortium

- 2001 Author of a White Paper
- 1998-2005 Intel Representative
- 1998 AB member: Design Verification
- 1995-1997 IBM Representative
- 1996 Task force member of Test sub-committee for goal setting

National Science Foundation

- 2000-2016 Panelist

Recent Invited Talks

1. Keynote, "Securing Vehicle Passengers from Cyber Threats: Covert and Overt," Internet of Things (IoT) and Automotive Security Workshop (IASW) held in conjunction with IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, May 5, 2017
2. Keynote, "Securing Physically Unclonable Functions," 26th North Atlantic Test Workshop, Providence, RI, May 10, 2017
3. Keynote, "On Securing the Internet-of-Things:One PUF at a time," 3rd Brazil Workshop on Microarchitectural Challenges: Performance, Energy Efficiency and Resilience, Rio de Janeiro, Brazil, <http://wmc2017.ime.uerj.br/program.html>, March 17, 2017
4. Graduate colloquium, "Exploring Heterogeneity within a Core for Improved Power Efficiency," TU Dresden, Germany, December 22, 2016
5. Graduate colloquium, "Securing Physically Unclonable Functions," Ruhr University Bochum, Germany, December 15, 2016
6. Distinguished Lecture at the State University of Rio de Janeiro, Brazil, "Improving Yield and Reliability of Chip Multiprocessors," March 30, 2015
7. Distinguished Lecture at the Federal University of Rio Grande do Sul, "Improving Yield and Reliability of Chip Multiprocessors," March 19, 2015
8. Improving Yield and Reliability of Chip Multiprocessors, Invited Speaker at Tsinghua University, Beijing, China, May 8, 2014
9. Adaptive Thread to Core Assignment via Online Program Phase Classification in Asymmetric Multicore Processors (AMP), Distinguished Lecture at Chinese Academy of Sciences, Beijing, China, March 10, 2014
10. Adaptive Thread to Core Assignment via Online Program Phase Classification in Asymmetric Multicore Processors (AMP), Invited Speaker at Chalmers Institute of Technology, Sweden, May 27, 2013
11. Adaptive Thread to Core Assignment via Online Program Phase Classification in Asymmetric Multicore Processors (AMP), Invited Speaker at Bristol University, UK, May 24, 2013
12. Adaptive Thread to Core Assignment via Online Program Phase Classification in Asymmetric Multicore Processors (AMP), Invited Speaker at Southampton University, UK, May 22, 2013
13. Error Resilient Processor Design, Invited Speaker at University of Passau, Germany, July 25, 2011
14. "Improving Performance and Yield via Physical Design Changes Reasoned Solely from Tester Response," Global Foundries, Milpitas, CA, June 10, 2011
15. Error Resilient Processor Design, Invited Speaker at École Polytechnique Fédérale De Lausanne, Switzerland, June 6, 2011
16. Sub-wavelength Lithography: Current Practices, Impact of Process Variation, Defect Modeling, Invited Speaker at Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier, France, May 30, 2011
17. Graduate Colloquium at Georgia Tech, Atlanta, GA, April 8, 2011
18. Invited speaker at Intel Corporation, Hillsboro, OR, April 1, 2011
19. Invited speaker at University of Tokyo, Tokyo, Japan, June 2010

20. Invited talk at Semiconductor Technology Advance Research Corporation, Yokohama, Japan, June 2010
21. Invited speaker at Nara Advanced Institute of Science and Technology, Nara, Japan, June 2010
22. Invited speaker at Kyushu Institute of Technology, Kyushu, Japan, June 2010
23. Invited talk on Low Power Processor Design, Intel Corporation, May 29, 2009
24. Invited talk on Low Power Processor Design, Qualcomm Corporation, May 21, 2009
25. Keynote Speech at DATE Workshop on the Impact of Process Variability on Design and Test, Munich, 2008 (<http://www.date-conference.com>)
26. Keynote Speech at Design and Diagnostics of Electronic Components and Systems, Bratislava, Slovak Republic, 2008 (<http://ui.sav.sk/DDECS2008/>)
27. Invited Talk at International Symposium on VLSI Design and Test, Hsinchu, Taiwan, 2008 (<http://vlsidat.itri.org.tw/2008/General/>)
28. Virtual Thermal Management: An Alternative to Dynamic Voltage and Frequency Scaling, University of Newcastle, Newcastle, UK, August 4, 2008
29. Placement of Post Silicon Clock Tuning Buffers for Mitigating the Impact of Process Variation, ARM Research Lab, Cambridge, UK, July 29, 2008
30. Design for Manufacturability and Reliability, National Taiwan University, Taipei, Taiwan, August 29, 2007
31. On Testing Circuit Marginalities, National Tsing-Hua University sponsored education course, Hsinchu, Taiwan, August 27, 2007
32. IEEE Distinguished Lecture on Design for Manufacturability, Linkoping, Sweden, October 1, 2007
33. IEEE Distinguished Lecture on Design for Manufacturability, Tallinn, Estonia, October 3, 2007

Publications

Books, Book Chapters

1. Sandip Kundu and Aswin Sreedhar, “Nanoscale CMOS VLSI Circuits: Design for Manufacturability,” ISBN: 978-0071635196, McGraw-Hill Professional, 2010
2. Sandip Kundu and Alodeep Sanyal, Introduction Chapter in “Power-Aware Testing and Test Strategies for Low Power Devices,” Edited by Patrick Girard, Nicola Nicolici, Xiaoqing Wen, ISBN: 978-1-4419-0927-5, Springer, 2009
3. Omer Khan, Sandip Kundu, “Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines,” Book Series Lecture Notes in Computer Science, Springer, ISSN 0302-9743, ISBN 978-3-540-92989-5, 2009
4. Niraj Jha and Sandip Kundu, “Testing and Reliable Design of CMOS Circuits,” ISBN 0-7923-9056-3, TK7871.99.M44J49, Kluwer Academic Publishers, Boston, MA, 1990
5. Sudhakar Reddy and Sandip Kundu, “Fault Detection and Design for Testability of CMOS Logic Circuits,” Chapter in “Testing and Diagnosis of VLSI and ULSI” Edited by F. Lombardi and M. G. Sami(Eds), pp. 69-92, Kluwer Academic Publishers, Boston, MA, 1988

Journals

1. Tiago Alves, Leandro A. J. Marzulo, Felipe M. G. França and Sandip Kundu, “Concurrency Analysis in Dynamic Dataflow Graphs,” IEEE Transactions on Emerging Topics in Computing, (accepted) 2017
2. Md. Nazmul Islam, Vinay C Patil, Sandip Kundu, “A Guide to Graceful Aging: How Not to Overindulge in Post-Silicon Burn-in for Enhancing Reliability of Weak PUF,” IEEE Transactions on Circuits and Systems II, (accepted) 2017
3. Vijayakumar, Arunkumar, Vinay C. Patil, and Sandip Kundu. “On Improving Reliability of SRAM-Based Physically Unclonable Functions,” Journal of Low Power Electronics and Applications 7,1 (2017): 2. <http://www.mdpi.com/2079-9268/7/1/2/htm>
4. Arunkumar Vijayakumar, Vinay C. Patil, Daniel E. Holcomb, Christof Paar, and Sandip Kundu, “Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques,” IEEE Transactions on Information Forensics and Security, vol. 12, no. 1, pp. 64-77, Jan. 2017.
5. Jian Wang, Huawei Li, Tao Lv, Tiancheng Wang, Xiaowei Li and Sandip Kundu, “Abstraction-Guided Simulation Using Markov Analysis for Functional Verification,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 2, pp. 285-297, Feb. 2016
6. Sudarshan Srinivasan, Nithesh Kurella, Israel Koren, Sandip Kundu. “Exploring Heterogeneity within a Core for Improved Power Efficiency,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 4, pp. 1057-1069, April 1 2016
7. Vikram B. Suresh, Sandip Kundu, “Managing Test Coverage Uncertainty due to Random Noise in nano-CMOS: A Case-Study on an SRAM Array,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 35, no.1, pp.155-165, Jan. 2016
8. R.Rodrigues, I.Koren and S.Kundu, “Does the Sharing of Execution Units Improve Performance/Power of Multicores?,” ACM Transactions on Embedded Computing Systems (TECS), Volume 14, Issue 1, Article No. 17, January 2015

9. Abhisek Pan, Rance Rodrigues and Sandip Kundu, "A Hardware Framework for Yield and Reliability Enhancement in Chip Multiprocessors," *ACM Transactions on Embedded Computing Systems (TECS)*, Volume 14, Issue 1, Article No. 12, January 2015
10. Kunal Ganeshpure and Sandip Kundu, "Performance-driven dynamic thermal management of MPSoC based on task rescheduling," *ACM Trans. Des. Autom. Electron. Syst.* 19, 2, Article 11 (March 2014), 33 pages.
11. Aida Todri, Sandip Kundu, Patrick Girard, Alberto Bosio, Luigi Dilillo, Arnaud Virazel, "Globally Constrained Locally Optimized 3D Power Delivery Networks," *IEEE Transactions on VLSI Systems*, vol.22, no.10, pp.2131-2144, Oct. 2014
12. R. Rodrigues, A. Annamalai, and S. Kundu. "A Low Power Instruction Replay Mechanism for Design of Resilient Microprocessors". *ACM Transactions on Embedded Computing Systems (TECS)* Article 85, 23 pages, March 2014
13. R.Rodrigues, A.Annamalai, I.Koren and S.Kundu, "A Study on the use of Performance Counters to Estimate Power in Microprocessors," *IEEE Transactions on Circuit and Systems II: Express Briefs*, vol.60, no.12, pp.882,886, Dec. 2013
14. Kunal Ganeshpure and Sandip Kundu, "Game theoretic Approach for Run-time Task Scheduling on an MPSoC," *IET Circuits, Devices and Systems* 7.5 (2013): 243-252.
15. A. Todri, S. Kundu, P. Girard, A. Bosio, L. Dilillo, A. Virazel, "A Study of Tapered 3D TSVs for Power and Thermal Integrity," *IEEE Transactions on VLSI*, Feb. 2013, pp. 306-319
16. Rance Rodrigues, Arunachalam Annamalai, Israel Koren, and Sandip Kundu, "Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 18, No. 1, pp. 5:1-5:23, January 2013
17. Alodeep Sanyal, Kunal Ganeshpure, Sandip Kundu, "Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading from Fanout Nodes in Presence of Gate Delays," *IEEE Transactions on VLSI*, vol. 20, number 3, 2012, pp. 424-436.
18. Aswin Sreedhar, Sandip Kundu and Israel Koren, "On Reliability Trojan Injection and Detection," *Journal of Low Power Electronics*, vol 8, number 5, 2012, pp. 674-683
19. Omer Khan and Sandip Kundu, "An Empirical Model for Cooperative Resizing of Processor Structures to Exploit Power-Performance Efficiency at Runtime," *Journal of IET Circuits, Devices and Systems*, September 2012, pp. 355 - 365
20. Sudarshan Srinivasan, Kunal P Ganeshpure, Sandip Kundu, "A Wavelet based Spatio-Temporal Heat Dissipation Model for Reordering of Program Phases to Produce Temperature Extremes in a Chip," Vol. 31, No. 12, pp. 1867-1880, December 2012.
21. Kunal Ganeshpure, Alodeep Sanyal and Sandip Kundu, "A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays," *IEEE Transactions on Computers*, vol. 61, no. 7, pp. 986-998, July 2012
22. Michael Buttrick, Sandip Kundu, "On Testing Prebond Dies with Incomplete Clock Networks in a 3D IC Using DLLs," *Journal of Electronic Testing*, vol. 28, pp: 93-101, Feb 2012
23. Omer
in Chip Multiprocessors," *IEEE Transactions on Dependable and Secure Computing*, pp. 714-727, September/October, 2011.

24. Omer Khan and Sandip Kundu, "Microvisor: A Runtime Architecture for Thermal Management in Chip Multiprocessors," Transactions on High-Performance Embedded Architectures and Compilers, Volume 4, LNCS 6760, pp. 84-110, 2011
25. Alodeep Sanyal, Syed M. Alam and Sandip Kundu, "Built-In Self-Test for Detection and Characterization of Transient and Parametric Failures," IEEE Design and Test, vol 27, number 5, 2010, Pages 50-59
26. Debasis Mitra, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Sandip Kundu, Ashish Nigam, Sandeep K. Dey, "Test Pattern Generation for Droop Faults," IET Comput. Digit. Tech, vol 4, 2010, Pages 274-284
27. Omer Khan, Sandip Kundu, "Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors," IEEE Transactions on Computers, pp. 651-665, May, 2010.
28. Alodeep Sanyal, Ashesh Rastogi, Wei Chen, Sandip Kundu. "An Efficient Technique for Leakage Current Estimation in Nano-Scaled CMOS Circuits Incorporating Self-loading Effects," IEEE Transactions on Computers, vol 59, number 7, 2010, Pages 922-932
29. Kunal P. Ganeshpure and Sandip Kundu, "On ATPG for Multiple Aggressor Crosstalk Faults," IEEE Transactions on CAD, vol. 29, pp. 774-787, May 2010
30. Hyunbean Yi, Sungju Park, and Sandip Kundu, "On-Chip Support for NoC-based SoC Debugging," IEEE Transactions on Circuits and Systems I, vol 57, number 7, 2010, Pages 1608-1617
31. Hyunbean Yi, Sandip Kundu, S. Cho and S. Park, "A Scan Cell Design for Scan-based Debugging of an SoC with Multiple Clock Domains, IEEE Transactions on Circuits and Systems II, vol 57, No 7, 2010, Pages 561-565
32. R. A. Shafik, B. M. Al-Hashimi, S. Kundu, A. Ejlali, "Soft Error-Aware Voltage Scaling Technique for Power Minimization in Application-Specific MPSoC," Journal of Low Power Electronics, August 2009
33. Alodeep Sanyal, Kunal Ganeshpure, Sandip Kundu, "An Improved Soft Error Rate Measurement Technique," IEEE Trans. on CAD, pp. 596-600, April 2009
34. Aswin Sreedhar, Sandip Kundu, "Lithography Simulation Basics and a Study on Impact of Lithographic Process Window on Gate and Path Delays," Journal of Low Power Electronics, 4, 392-401 (2008)
35. Ashesh Rastogi, Kunal P. Ganeshpure, Alodeep Sanyal, Sandip Kundu, "On Composite Leakage Current Maximization," Journal of Electronic Testing: Theory and Applications (JETTA), pp. 405-420, Volume 24, Number 4, August, 2008
36. Piet Engelke, Ilia Polian. Michel Renovell, Sandip Kundu, Bernd Becker, Bharath Seshadri, and Irith Pomeranz, "On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing," IEEE Trans. on CAD of Integrated Circuits and Systems 27(2): 327-338 (2008)
37. Ilia Polian, Alejandro Czutro, Sandip Kundu, Bernd Becker, "Power Droop Testing," IEEE Design and Test of Computers, vol. 24, no. 3, pp. 276-284, May-June, 2007
38. Sandip Kundu, Aswin Sreedhar, Alodeep Sanyal, "Forbidden pitches in Sub-Wavelength Lithography and their Implications on Design," The Journal of Computer-Aided Materials Design, ISSN: 0928-1045, Vol. 14, No 1, 2007, pp. 79-89
39. Sandip Kundu, Sujit Zachariah, Yi-Shing Chang, Chandra Tirumurti, "On modeling interconnect cross-talk faults," IEEE Transactions on CAD, vol. 24 , no. 12, Dec. 2005, pp. 1909 – 1915

40. Irith Pomeranz, Sudhakar M. Reddy and Sandip Kundu, "On the Characterization and Efficient Computation of Hard-to-Detect Bridging Faults," *IEEE Transactions on CAD*, vol. 23, no. 12, December 2004
41. Sandip Kundu, "Pitfalls of Hierarchical Fault Simulation," *IEEE Transactions on CAD*, February 2004, pp. 312- 314
42. Irith Pomeranz, Sandip Kundu, Sudhakar M. Reddy, "Masking of Unknown Output Values During Output Response Compression by Using Comparison Units," *IEEE Transactions on Computers*, vol. 53, Jan. 2004, pp. 83 – 89
43. Sandip Kundu, Sujit Zachariah, Sanjay Sengupta and Rajesh Galivanche, "Test Challenges in Nanometer Technologies," *Journal of Electronic Testing: Theory and Applications*, pp. 209-218, 2001
44. Sanjay Sengupta, Sandip Kundu, Sreejit Chakravarty, Praveen Parvathala, Rajesh Galivanche, George Kosonocky, Mike Rodgers, and TM Mak, "Defect-Based Test: A Key Enabler for Successful Migration to Structural Test," *Intel Technical Journal*, 1999 1st quarterly issue
45. Sandip Kundu, E. S. Sogomonyan and M. Goessel, "Self-checking comparator with one periodic output," *IEEE Transactions on Computers*, vol. 45, no. 3, March 1996
46. Sandip Kundu, "On construction of non-systematic t-symmetric error correcting/ all unidirectional error detecting codes," *IEICE Transactions on Inf. System*, vol. E78-D, No. 5, May 1995
47. Sandip Kundu, "An incremental algorithm for identification of longest (shortest) paths," *Integration*, pp. 25-31, vol. 17, 1994
48. Sandip Kundu, "An efficient technique for obtaining unate implementation of functions through input encoding," *Integration*, pp. 265-270, vol. 17, 1994
49. Leendert Huisman and Sandip Kundu, "Highly reliable symmetric networks ", *IEEE Trans. on Parallel and Distributed Processing*, pp. 94-97, Jan 1994
50. Sandip Kundu, "Diagnosing Scan Chain Faults," *IEEE Transactions on VLSI Systems*, pp. 512-516, vol. 2, No. 4, December 1994
51. Sandip Kundu, Sudhakar M. Reddy and Niraj Jha, "On The Design of Robustly Testable CMOS Combinational Logic Circuits" *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, pp. 1036-1048, August 1991
52. Sandip Kundu and Sudhakar M. Reddy, "A practical design of embedded TSC checkers," *IEEE Design and Test*, pp. 5-12, August 1990
53. Sandip Kundu and Sudhakar M. Reddy, "Robust Tests for Parity Trees," *Journal of Electronic Testing: Theory and applications*, pp. 191-200, August 1990
54. Sandip Kundu and Sudhakar M. Reddy, "On symmetric error correcting and all unidirectional error detecting codes," *IEEE Trans. on Computers*, Vol C-39, pp. 752 - 761, June 1990
55. Sandip Kundu, "Design of Multi-output CMOS Combinational Logic Circuits for Robust Testability," *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, pp. 1222-1226, November 1989

Refereed Conferences and Workshops

1. Md Nazmul Islam, Sandip Kundu, "PMU-Trojan: On Exploiting Power Management Side Channel for Information Leakage," 23rd Asia and South Pacific Design Automation Conference, 2018

2. Tiago Alves, Leandro A. J. Marzulo, Felipe M. G. França and Sandip Kundu, "A Resilient Scheduler for Dataflow Execution," 2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2017
3. Leandro Santiago, Vinay C Patil, Sandip Kundu, Felipe M. G. Fraça, Charles B. Prado, Tiago A. O. Alves and Leandro A. J. Marzulo, "Realizing Strong PUF from Weak PUF via Neural Computing," 2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2017
4. Vinay C Patil, Arunkumar Vijayakumar and Sandip Kundu, "Manufacturer turned Attacker: Dangers of Stealthy Trojans via Threshold Voltage Manipulation," 2017 IEEE 26th North Atlantic Test Workshop (NATW), Providence, RI, 2017
5. Pavithra Ramesh, Vinay C Patil and Sandip Kundu, "Peer Pressure on Identity: On Requirements for Disambiguating PUFs in Noisy Environment," 2017 IEEE 26th North Atlantic Test Workshop (NATW), Providence, RI, 2017
6. Vinay C Patil, Arunkumar Vijayakumar, Daniel E. Holcomb and Sandip Kundu, "Improving Reliability of Weak PUFs via Circuit Techniques to Enhance Mismatch," IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2017
7. Md. Nazmul Islam, Vinay C Patil, Sandip Kundu, "A Guide to Graceful Aging: How Not to Overindulge in Post-Silicon Burn-in for Enhancing Reliability of Weak PUF," ISCAS, 2017
8. Md. Nazmul Islam, Vinay C Patil, Sandip Kundu, "Determining Proximal Geolocation of IoT Edge Devices via Covert Channel," ISQED, 2017
9. Md. Nazmul Islam, Sandip Kundu, "An Analytical Model for Predicting the Residual Life of an IC and Design of Residual-Life Meter," VLSI Test Symposium, 2017
10. M. N. Islam and S. Kundu, "Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations," 2016 IEEE 25th Asian Test Symposium (ATS), Hiroshima, Japan, 2016, pp. 240-245.
11. S. Srinivasan, I. Koren and S. Kundu, "Improving performance per Watt of non-monotonic Multicore Processors via bottleneck-based online program phase classification," 2016 IEEE 34th International Conference on Computer Design (ICCD), Scottsdale, AZ, 2016, pp. 528-535.
12. V. C. Patil, A. Vijayakumar and S. Kundu, "On meta-obfuscation of physical layouts to conceal design characteristics," 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Storrs, CT, 2016, pp. 147-152.
13. M. N. Islam and S. Kundu, "Modeling Residual Life of an IC Considering Multiple Aging Mechanisms," 2016 IEEE 25th North Atlantic Test Workshop (NATW), Providence, RI, 2016, pp. 24-27.
14. A. Vijayakumar, V. C. Patil, C. B. Prado and S. Kundu, "Machine learning resistant strong PUF: Possible or a pipe dream?," IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, 2016, pp. 19-24
15. Vinay Patil, Arunkumar Vijayakumar and Sandip Kundu, "Preventing Integrated Circuit Piracy via Custom Encoding of Hardware Instruction Set," 17th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, 2016, pp. 234-241
16. Arunkumar Vijayakumar, Vinay Patil and Sandip Kundu, "On Testing Physically Unclonable Functions for Uniqueness," 17th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, 2016, pp. 368-373

17. Arunkumar Vijayakumar, Vinay Patil and Sandip Kundu, "An Efficient Method for Clock Skew Scheduling to reduce Peak Current," 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), Kolkata, 2016, pp. 505-510
18. S. Srinivasan, N. Kurella, I. Koren and S. Kundu, "Dynamic Reconfiguration vs. DVFS: A Comparative Study on Power Efficiency of Processors," 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), Kolkata, 2016, pp. 563-564
19. S. Kundu and O. Khan, "Efficient Error-Detection and Recovery Mechanisms for Reliability and Resiliency of Multicores," 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), Kolkata, 2016, pp. 12-13
20. M. N. Islam and S. Kundu, "Modeling Residual Life of an IC Considering Multiple Aging Mechanisms," IEEE 25th North Atlantic Test Workshop (NATW), RI, USA, 2016, pp. 24-27
21. Sudarshan Srinivasan, Israel Koren and Sandip Kundu, "Online Mechanism for Reliability and Power-Efficiency Management of a Dynamically Reconfigurable Core," 33rd IEEE International Conference on Computer Design (ICCD), 2015, New York, NY, 2015, pp. 327-334
22. Arunkumar Vijayakumar, Sandip Kundu, "A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics," DATE 2015, pp. 653-658
23. Tiago A. O. Alves, Leandro A. J. Marzulo, Sandip Kundu and Felipe M. G. Franca, "Domino Effect Protection on Dataflow Error Detection and Recovery," DFTS 2014
24. Sudarshan Srinivasan, Nithesh Kurella, Rance Rodrigues, Sandip Kundu and Israel Koren, "A Runtime Support Mechanism for Fast Mode Switching of a Self-Morphing Core for Power Efficiency," PACT 2014
25. Tiago Alves, Sandip Kundu, Leandro Marzulo, Felipe Franca, "Online Error Detection/Recovery for Dataflow Execution," IOLTS 2014
26. Arunachalam Annamalai, Rance Rodrigues, Israel Koren and Sandip Kundu, "Reducing Energy per Instruction via Dynamic Resource Allocation and Voltage and Frequency Adaptation in Asymmetric Multicores," ISVLSI 2014
27. Bharath Phanibhushana and Sandip Kundu, "Network-on-Chip Design for Heterogeneous Multi-processor System-on-Chip," ISVLSI 2014
28. Arunkumar Vijayakumar and Sandip Kundu, "Glitch Power Reduction via Clock Skew Scheduling," ISVLSI 2014
29. Arunkumar Vijayakumar, Vinay C Patil and Sandip Kundu, "On maximizing decoupling capacitance of clock-gated logic for robust power delivery," ISVLSI 2014
30. Siva Nishok Dhanuskodi, Arunkumar Vijayakumar and Sandip Kundu, "A Chaotic Ring Oscillator based Random Number Generator," HOST 2014
31. Arunkumar Vijayakumar, Vinay C Patil, Girish Paladugu, Sandip Kundu, "On Pattern Generation for Maximizing IR Drop," ISQED 2014
32. Rance Rodrigues, Israel Koren and Sandip Kundu, "Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core," 27th International Conference on VLSI Design, Mumbai, 2014
33. Raghavan Kumar, Siva Nishok Dhanuskodi and Sandip Kundu, "On Manufacturing-Aware Physical Design to Improve Uniqueness of Silicon-Based Physically Unclonable Functions," 27th International Conference on VLSI Design, Mumbai, 2014

34. Rance Rodrigues and Sandip Kundu, "A Low Power Architecture for Online Detection of Execution Errors in SMT Processors," 16th IEEE Symp. Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013
35. Vikram Suresh, Sandip Kundu, "Managing Test Coverage Uncertainty due to Thermal Noise in nano-CMOS: A Case Study on an SRAM Array," In. Conf. on Computer Design, 2013
36. Sudarshan Srinivasan, Rance Rodrigues, Arunachalam Annamalai, Israel Koren and Sandip Kundu, "On Dynamic Polymorphing of a Superscalar Core for Improving Energy Efficiency," In. Conf. on Computer Design, 2013
37. Annamalai, R. Rodrigues, I. Koren, and S. Kundu, "An Opportunistic Prediction-based Thread Scheduling to Maximize Throughput/Watt in AMPs." Submitted to International Conference on Parallel Architectures and Compilation Techniques (PACT), 2013.
38. Vikram Suresh and Sandip Kundu, "On Analyzing and Mitigating SRAM BER due to Random Thermal Noise," IEEE Computer Society Annual Symposium on VLSI, 2013
39. Kunal Ganeshpure and Sandip Kundu, "On Run-time Task Graph Extraction in MPSoC," IEEE Computer Society Annual Symposium on VLSI, 2013
40. Sudarshan Srinivasan, Raghavan Kumar and Sandip Kundu, "Program Phase Duration Prediction and its Application to Fine-Grain Power Management," IEEE Computer Society Annual Symposium on VLSI, 2013
41. Sudarshan Srinivasan, Rance Rodrigues, Arunachalam Annamalai, Israel Koren and Sandip Kundu, "A study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency," IEEE Computer Society Annual Symposium on VLSI, 2013
42. Annamalai, R. Kumar, A. Vijayakumar, S. Kundu, "A System-level Solution for Managing Spatial Temperature Gradients in Thinned 3D ICs," International Symposium on Quality Electronic Design (ISQED) 2013
43. Vinay C Patil, Sudarshan Srinivasan, Wayne P Burleson and Sandip Kundu, "Impact of Clock-Gating on Power Distribution Network using Wavelet Analysis," VLSI Design Conference, Pune, India, 2013
44. Rance Rodrigues, Arunachalam Annamalai, Israel Koren and Sandip Kundu, "Scalable Thread Scheduling in Asymmetric Multicores for Power Efficiency," 24th International Symposium on Computer Architecture and High Performance Computing (SBACPAD), 2012
45. Rance Rodrigues, Israel Koren and Sandip Kundu, "A Mechanism to Verify Cache Coherence Transactions in Multicore Systems," International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2012
46. Kunal Ganeshpure and Sandip Kundu: Reducing Temperature Variation in 3D Integrated Circuits using Heat Pipes, ISVLSI 2012
47. Kunal Ganeshpure and Sandip Kundu: A DFT Methodology for Repairing Embedded Memories of Large MPSoCs, ISVLSI 2012
48. Arunkumar Vijayakumar, Raghavan Kumar and Sandip Kundu: On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors, ISVLSI 2012
49. Raghavan Kumar, Vinay C Patil and Sandip Kundu: On Design of Temperature Invariant Physically Unclonable Functions based on Ring Oscillators, ISVLSI 2012
50. Aida Todri, Sandip Kundu, Patrick Girard, Alberto Bosio, Luigi Dilillo, Arnaud Virazel, Electro-Thermal Analysis of 3D Power Delivery Networks," Design Automation Conference, 2012

51. Arunachalam Annamalai, Rance Rodrigues, Israel Koren and Sandip Kundu, "Dynamic Thread Scheduling in Asymmetric Multicores to Maximize Performance-per-Watt," HPPAC 2012
52. Sudarshan Srinivasan and Sandip Kundu, "Functional Test Pattern Generation for Maximizing Temperature in 3D IC Chip Stack," ISQED, 2012
53. Vikram Suresh, Priyamvada Vijayakumar, Sandip Kundu, "On Lithography Aware Metal-Fill Insertion," ISQED, 2012
54. Nishant Dhumane and Sandip Kundu, "Critical Area Driven Dummy Fill Insertion to Improve Manufacturing Yield," ISQED, 2012
55. Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu and Omer Khan, "Performance Per Watt Benefits of Dynamic Core Morphing in Asymmetric Multicores," Parallel Architectures and Compilation Techniques (PACT), 2011
56. Rance Rodrigues and Sandip Kundu, "An Online Mechanism to Verify Datapath Execution using Existing Resources in Chip Multiprocessors," Asian Test Symposium, 2011
57. Michael Kochte, Sandip Kundu, Kohei Miyase, Xiaoqing Wen and H.-J. Wunderlich, "Efficient BDD-based Fault Simulation in Presence of Unknown Values," Asian Test Symposium, 2011
58. Vikram Suresh, Priyamvada Vijayakumar and Sandip Kundu, "Lithography Aware Critical Area Estimation and Yield Analysis," International Test Conference, 2011
59. Bharath Phanibhushana, Kunal Ganeshpure and Sandip Kundu, "Task Model for On-Chip Communication Infrastructure Design for Multicore Systems," International Conference on Computer Design, 2011
60. Rance Rodrigues, Sandip Kundu and Israel Koren, "An Architecture to enable Life Cycle Testing in CMPs," IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2011
61. Rance Rodrigues, Sandip Kundu, "On Graceful Degradation of Chip Multiprocessors in Presence of Faults via Flexible Pooling of Critical Execution Units," Int. Online Test Symposium, 2011
62. Rance Rodrigues, Sandip Kundu, "On Graceful Degradation of Chip Multiprocessors in Presence of Faults via Resource Banking," Int. Online Test Symposium, 2011
63. Nishant Dhumane, Sudheendra Srivathsa and Sandip Kundu, "Lithography Constrained Placement and Post-Placement Layout Optimization for Manufacturability," IEEE International Symposium on VLSI, 2011
64. Vikram Suresh, Priyamvada Vijayakumar and Sandip Kundu, "On Screening Reliability Using Lithographic Process Corner Information Gleaned from Tester Measurements," IEEE International Symposium on VLSI, 2011
65. Raghavan Kumar, Vinay C Patil and Sandip Kundu, "Design of Unique and Reliable Physically Unclonable Functions based on Current Starved Inverter Chain," IEEE International Symposium on VLSI, 2011
66. Michael Buttrick and Sandip Kundu, "Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs," IEEE International Symposium on VLSI, 2011
67. Raghavan Kumar, Harikrishnan Kumarapillai Chandrikakutty and Sandip Kundu, "On Improving Reliability of Delay Based Physically Unclonable Functions under Temperature Variations," IEEE Int. Symposium on Hardware-Oriented Security and Trust, 2011
68. Sudarshan Srinivasan, Arunkumar Vijayakumar, Bharath Phanibhushana, Sandip Kundu, "Stress Aware Switching Activity Driven Low Power Design of Critical Paths in Nanoscale CMOS Circuits," 21st ACM GLSVLSI Conference, 2011

69. Aswin Sreedhar and Sandip Kundu, "On Discovery of "Missing" Physical Design Rules via Diagnosis of Soft-faults," ISQED, 2011
70. Rance Rodrigues and Sandip Kundu, "Model Based Double Patterning Lithography (DPL) and Simulated Annealing (SA)," ISQED, 2011
71. Sudarshan Srinivasan, Kunal P Ganeshpure, Sandip Kundu, "Maximizing Hotspot Temperature: Wavelet based Modelling of Heating and Cooling Profile of Functional Workloads," ISQED, 2011
72. Michael Buttrick and Sandip Kundu, "On Testing Prebond Dies with Incomplete Clock Networks in 3D ICs Using DLLs," Design Automation and Test in Europe, 2011
73. Aswin Sreedhar and Sandip Kundu, "Physically Unclonable Functions for Embedded Security Using Lithographic Variation," Design Automation and Test in Europe, 2011
74. Aswin Sreedhar and Sandip Kundu, "Modeling Manufacturing Process Variation for Design and Test," Design Automation and Test in Europe, 2011
75. Aswin Sreedhar and Sandip Kundu, "On Design of Test Structures for Lithographic Process Corner Identification," Design Automation and Test in Europe, 2011
76. Michael Buttrick and Sandip Kundu, "Low-Power DLL-based On-Product Clock Generation for 3D Integrated Circuit Testing," WRTL, 2010
77. Shruti Vyas, Aswin Sreedhar and Sandip Kundu, "DCT-based Scheme to Accelerate Multimedia Search in NAND Flash Memories," International SoC Design Conference, pp. 67-70, Nov, 2010
78. Bharath Phanibhushana, Priyamvada Vijayakumar, Prasad Shabadi, Gayatri Prabhu and Sandip Kundu, "Towards Efficient On-chip Sensor Interconnect Architecture for Multi-core Processors," International SoC Design Conference, pp. 307-310, Nov, 2010
79. Sudheendra K. Srivathsa, Vikram B. Suresh, Pavan Panchapakeshan and Sandip Kundu, "Dynamic Thermal Management for System-on-Chip using Bus Arbitration," International SoC Design Conference, pp. 372-375, Nov, 2010
80. Kunal Ganeshpure and Sandip Kundu, "On Run Time Task Graph Extraction of SoC," International SoC Design Conference, pp. 380-383, Nov, 2010
81. S. Khursheed, S. Zhong, B. Al-Hashimi, R. Aitken, and S. Kundu, "Modeling the Impact of Process Variation on Resistive Bridge Defects," International Test Conference, 2010
82. Anup Das, Rance Rodrigues, Israel Koren and Sandip Kundu, "A Study on Performance Benefits of Core Morphing in a Asymmetric Multicore Processor," International Conference on Computer Design, 2010
83. Rance Rodrigues, Sandip Kundu, "Shadow Checker: A Low-Cost Hardware Scheme for Online Detection of Faults in Small Memory Structures of a Microprocessor," International Test Conference, 2010
84. Lokesh Subramany, Rance Rodrigues and Sandip Kundu, "Detecting Shorts And Open Faults In A Mask Using Lithography Simulation," 19th NATW, Hopewell Junction, NY, 2010
85. Rance Rodrigues, Sandip Kundu, "A Mask Double Patterning Technique Using Litho Simulation By Wavelet Transform," 20th ACM GLSVLSI Conference, pp. 103-106, Providence, 2010
86. Omer Khan, Sandip Kundu, "A Model to Exploit Power-Performance Efficiency in Superscalar Processors Via Structure Resizing," 20th ACM GLSVLSI Conference, pp. 215-220, Providence, 2010

87. Shruti Vyas, Aswin Sreedhar, Sandip Kundu, "TURBONFS: Turbo Nand Flash Search," 20th ACM GLSVLSI Conference, pp. 251-256, Providence, 2010
88. Omer Khan, Sandip Kundu, "A Self-Adaptive Scheduler for Asymmetric Multi-Cores," 20th ACM GLSVLSI Conference, pp. 397-400, Providence, 2010
89. Aswin Sreedhar and Sandip Kundu, "EM calibration based on post-OPC layout synthesis," Design for Manufacturability through Design-Process Integration at SPIE Symposium on Advanced Lithography, February 2010, San Jose, CA
90. Aswin Sreedhar and Sandip Kundu, "Stat-LRC: statistical rules check for variational lithography," Design for Manufacturability through Design-Process Integration at SPIE Symposium on Advanced Lithography, February 2010, San Jose, CA
91. Rance Rodrigues, Aswin Sreedhar and Sandip Kundu, "Optical Lithography Simulation with Focus Variation using Wavelet Transform," VLSI Conference 2010
92. Hyunbean Yi, Kunal Ganeshpure, Shinjini Kundu, Sungju Park and Sandip Kundu, "A System Maintenance Architecture via Ethernet," IEEE International Workshop on Reliability Aware System Design and Test, Bangalore 2010
93. Aswin Sreedhar and Sandip Kundu, "Statistical Timing Analysis based on simulation of Lithographic process," ICCD 2009, October 2-4, Lake Tahoe CA
94. Rance Rodrigues, Aswin Sreedhar and Sandip Kundu, "Optical Lithography Simulation using Wavelet Transform," at ICCD 2009, October 2-4, Lake Tahoe CA
95. Aarti Choudhary, Sandip Kundu, "A Process Variation Tolerant Self-Compensating Sense Amplifier Design," IEEE Computer Society Annual Symposium on VLSI, Tampa, 2009
96. Spandana Remarsu, Sandip Kundu, "On Process Variation Tolerant Low Cost Thermal Sensor Design in 32nm CMOS Technology," 19th ACM GLSVLSI Conference, Boston, 2009
97. Nagaraj Kelageri, Sandip Kundu, "Process Variation Mitigation via Post Silicon Clock Tuning," 19th ACM GLSVLSI Conference, pp. 227-232, Boston, 2009
98. Alodeep Sanyal, Abhisek Pan, Sandip Kundu, "A Study on Impact of Aggressor Derating in the Context of Multiple Crosstalk Effects in Integrated Circuits," 19th ACM GLSVLSI Conference, pp. 529-534, Boston, 2009
99. Kunal Ganeshpure, Iliia Polian, Bernd Becker, Sandip Kundu, "Reducing Temperature Variability by Routing Heat Pipes," 19th ACM GLSVLSI Conference, pp. 63-68, Boston, 2009
100. Aarti Choudhary, Sandip Kundu, "A Process Variation Tolerant Self-Compensating FinFET based Sense Amplifier Design," 19th ACM GLSVLSI Conference, Boston, 2009
101. Omer Khan, Sandip Kundu, "A Self-Adaptive System Architecture to Address Transistor Aging," pp. 81-86, DATE 2009
102. Omer Khan, Sandip Kundu, "Hardware/Software Co-design Architecture for Thermal Management of Chip Multiprocessors," pp. 952-957, DATE 2009
103. Abhisek Pan, Omer Khan, Sandip Kundu, "Improving Yield and Reliability of Chip Multiprocessors," pp. 490-495, DATE 2009
104. Nagaraj Kelageri, Sandip Kundu, "A Study on Placement of Post Silicon Clock Tuning Buffers for Mitigating Impact of Process Variation," pp. 292-295, DATE 2009
105. Aswin Sreedhar, Sandip Kundu, "On Linewidth-based Yield Analysis for Nanometer Lithography," pp. 381-386, DATE 2009 (Best Paper Award)

106. Kunal Ganeshpure, Sandip Kundu, "An ILP Based ATPG Technique for Multiple Aggressor Crosstalk Faults Considering the Effects of Gate Delays," VLSI 2009
107. Omer Khan and Sandip Kundu. Run-Time Reconfiguration for Performance and Power Optimizations in Heterogeneous Chip Multiprocessors, 3rd HiPEAC Workshop on Reconfigurable Computing, January 2009
108. Alodeep Sanyal, Abhisek Pan, Sandip Kundu, "A Study on Impact of Loading Effect on Capacitive Crosstalk Noise," ISQED 2009
109. Omer Khan and Sandip Kundu, "A Framework for Predictive Dynamic Temperature Management of Microprocessor Systems," IEEE/ACM 2008 Int'l Conference on Computer Aided Design, 2008
110. Omer Khan and Sandip Kundu, "Automatic Adjustment of System Performance to Mitigate Device Aging via a Co-designed Virtual Machine," WDA-3 in conjunction with Micro-41, 2008
111. Pan, J. W. Tschanz, S. Kundu, "A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuits," Defect and Fault Tolerance in VLSI Systems, 2008
112. Hyunbean Yi, Sungju Park, and Sandip Kundu, "Design-for-Debug (DfD) for NoC- based SoC Debugging via NoC," IEEE Asia Test Symposium, Nov. 2008.
113. Hyunbean Yi and Sandip Kundu, "Core Test Wrapper Design to Reduce Test Application Time for Modular SoC Testing," IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 2008.
114. Hyunbean Yi and Sandip Kundu, "On Design of Hold Scan Cell for Hybrid Operation of a Circuit," IEEE European Test Symposium, May 2008.
115. Aswin Sreedhar and Sandip Kundu, "Timing Yield Modeling Based on Simulation of Lithography Process," European Test Symposium, 2008
116. Aswin Sreedhar and Sandip Kundu, "Statistical Yield Modeling for Subwavelength Lithography," International Test Conference, 2008
117. Kelageri Nagaraj, Sandip. Kundu, "An Automatic Post-Silicon Clock Tuning System for Improving Chip Performance Based on Tester Measurements," International Test Conference, 2008
118. Aswin Sreedhar and Sandip Kundu, "Modeling and Analysis of Non-Rectangular Transistors Caused by Lithographic Distortions," Proceedings of ICCD 2008
119. Aswin Sreedhar, Alodeep Sanyal, Sandip Kundu, "On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits," pp. 616-621, DATE 2008
120. Sandip Kundu, "Guiding Light for Chip Testing," DDECS 2008
121. Alodeep Sanyal, Syed M. Alam, Sandip Kundu, "A Built-In Self-Test Scheme for Soft Error Rate Characterization," IOLTS , pp. 65-70, 2008
122. Alodeep Sanyal, Sandip Kundu, "A Built-In Test and Characterization Method for Circuit Marginality Related Failures," ISQED, pp. 838-843, 2008
123. Irith Pomeranz, Sudhakar M. Reddy, Sandip Kundu, "On Common-Mode Skewed-Load and Broadside Tests," VLSI Design, pp. 151-156, 2008
124. Kunal Ganeshpure, Sandip Kundu, "On ATPG for Multiple Aggressor Crosstalk Faults in Presence of Gate Delays," International Test Conference, 2007
125. Aswin Sreedhar, Sandip Kundu, "On Modeling Impact of Sub-Wavelength Lithography on Transistors," International Conference on Computer Design, 2007

126. Alodeep Sanyal, Sandip Kundu, "On Derating Soft Error Probability Based on Strength Filtering," International On-line Test Symposium, 2007, pp. 152-160
127. Alodeep Sanyal, Kunal P. Ganeshpure, Sandip Kundu, "Accelerating Soft Error Rate Testing Through Pattern Selection," International On-line Test Symposium, pp. 191-193, 2007
128. Ashesh Rastogi, Wei Chen, Alodeep, Sandip Kundu, "On Estimating Impact of Loading Effect on Leakage Current in sub-65nm Scaled CMOS Circuits based on Newton-Raphson Method," Design Automation Conference, pp. 712-715, 2007
129. Ashesh Rastogi, Kunal Ganeshpure, Alodeep Sanyal, Sandip Kundu, "Pattern Generation for Composite Leakage Current Maximization, " European Test Symposium, 2007
130. Kunal Ganeshpure, Alodeep Sanyal, Sandip Kundu, "A Pattern Selection Approach for Accelerating Soft Error Rate Testing, " European Test Symposium, 2007
131. Ashesh Rastogi, Kunal Ganeshpure, Sandip Kundu, "A Study on Impact of Leakage Current on Dynamic Power," ISCAS, pp. 1069-1072, 2007
132. Kunal Ganeshpure, Alodeep Sanyal, Sandip Kundu, "On Accelerating Soft-Error Detection by Targeted Pattern Generation," ISQED 2007, pp. 723-728
133. Kunal Ganeshpure, Sandip Kundu, "Automatic Test Pattern Generation for Maximal Circuit Noise in Multiple Aggressor Cross-Talk Faults," DATE, pp. 540-545, 2007
134. Ashesh Rastogi, Wei Chen, Alodeep Sanyal, Sandip Kundu, "An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Based on Loading Effect," VLSI Design , pp. 583-588, 2007
135. Kunal Ganeshpure, Alodeep Sanyal and Sandip Kundu, "A Pattern Generation Technique for Maximizing Power Supply Currents," Int. Conference on Computer Design, 2006
136. Polian, A. Czutro, S. Kundu, and B. Becker, "Power droop testing," Int. Conference on Computer Design, 2006
137. Sandip Kundu, Ilia Polian, "An Improved Technique for Reducing False Alarms Due to Soft Errors," International On-line Test Symposium, 2006
138. Sandip Kundu, "A design for failure analysis (DFFA) technique to ensure incorruptible signatures," Design, Automation and Test in Europe Conference and Exhibition (DATE 06), Mar 06-10, 2006
139. Debasis Mitra, Subhasis Bhattacharjee, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Sujit T. Zachariah, Sandip Kundu, "Test Pattern Generation for Power Supply Droop Faults," VLSI conference, India, 2006
140. Sandip Kundu, Pete Engelke, Ilia Polian, and Bernd Becker, "On detection of resistive bridging defects by low-temperature and low-voltage testing," Asian Test Symposium 2005
141. Sandip Kundu, Matthew D. T. Lewis, Ilia Polian, Bernd Becker, "A soft-error emulation system for logic circuits," 20th Conference on Design of Integrated Circuits and Systems, Lisbon, Portugal, 2005
142. Sandip Kundu, "Is the concern for soft-error overblown?," International Test Conference, 2005
143. Ilia Polian, John P. Hayes, Sandip Kundu, Bernd Becker, "Transient Fault Characterization in Dynamic Noisy Environments," International Test Conference, 2005
144. Ilia Polian, Sandip Kundu, Jean-Marc Galliere, Piet Engelke, Michel Renovell, Bernd Becker, "Resistive Bridge Fault Model Evolution From Conventional to Ultra Deep Submicron Technologies," VLSI Test Symposium, 2005

145. Sandip Kundu, "Is divergence at fault site a necessary condition for fault detection," European Test Symposium 2005
146. Seshadri, I. Pomeranz, S. M. Reddy, S.Kundu, "Path-Oriented Transition Fault Test Generation Considering Operating Conditions," European Test Symposium 2005
147. Sandip Kundu, Matthew D. T. Lewis, Ilia Polian, Bernd Becker, "A soft-error emulation system for logic circuits," Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, Innsbruck, 2005
148. Mango C.-T Chao, Li-C. Wang, Kwang-Ting Cheng, Sandip Kundu: Static statistical timing analysis for latch-based pipeline designs. ICCAD 2004: 468-472
149. Sandip Kundu, T. M. Mak, Rajesh Galivanche, "Trends in manufacturing test methods and their implications," International Test Conference 2004
150. Tirumurti, S. Kundu, S. Sur-Kolay, "Analysis and Modeling of Power Supply Grid," Design Automation and Test in Europe Conference, 2004
151. M. Naruse, I. Pomeranz, S. Reddy, S. Kundu, "On-Chip Compression of Output Responses with Unknown Values Using LFSR Reseeding," International Test Conference 2003
152. S. Sur-Kolay, C. Tirumurti, S. Kundu, Y. Chang, S. Zachariah, "Analysis and Modeling of Power Supply Related Failures," European Test Symposium, 2003
153. Bill Grundmann, Rajesh Galivanche, Sandip Kundu, "Circuit and Platform Design Challenges in Technologies beyond 90nm," Design Automation and Test in Europe Conference, 2003
154. Irith Pomeranz, Sandip Kundu, Sudhakar M. Reddy, "On characterization of hard-to-detect bridging faults," Design Automation and Test in Europe Conference, 2003
155. Sujit Zachariah, Yi-Shing Chang, Sandip Kundu, Chandra Tirumurti, "On modeling interconnect cross-talk faults," Design Automation and Test in Europe Conference, 2003
156. Irith Pomeranz, Sandip Kundu, Sudhakar M. Reddy, "On Output Response Compression in the Presence of Unknown Output Values," Design Automation Conference, 2002
157. Sandip Kundu, Chandra Tirumurti, Rathish Jayabharathi, Praveen Parvathala, "A Path Delay Fault Simulation System," European Test Workshop, 2002
158. Sandip Kundu, Sanjay Sengupta, Dhiraj Goswami, Rajesh Galivanche, "Constrained Logic BIST for Microprocessors," Design Automation and Test in Europe Conference, 2002
159. Jing-Jia Liou, Kwang-Ting Cheng, Sandip Kundu, Angela Krstic, "Fast Statistical Timing Analysis by Probabilistic Event Propagation," Design Automation Conference, 2001
160. Sitaram Yadavalli, Sandip Kundu, "On fault simulation through embedded memories in large industrial designs," 14th International Conference on VLSI Design, pp. 117-121, 2001
161. Sandip Kundu, "Noise: whose problem is it anyway?," International Test Conference, 2000
162. Sandip Kundu, Sanjay Sengupta, Rajesh Galivanche, "Test Challenges in Nano-meter technologies," European Test Workshop, 2000
163. Jing-Jia Liou, Angela Krstic, Kwang-Ting Cheng, Deb Aditya Mukherjee, Sandip Kundu, "Performance Sensitivity Analysis Using Statistical Method and Its Applications to Delay Testing," Asia-Pacific DAC, 2000
164. Sreejit Chakravarty, Sreenivas Mandava and Sandip Kundu, " On Detecting Bridges Causing Timing Failures," International Conference on Computer Design, Austin, Texas, 1999

165. Sandip Kundu, "IDDQ Defect Detection in Deep sub-micron CMOS ICs," Asian Test Symposium, Singapore, 1998
166. Sandip Kundu, "GateMaker: A transistor to gate level extractor for simulation, automatic test pattern generation and verification," International Test Conference, 1998
167. Sandip Kundu and Uttam Ghoshal, "Inductance Analysis of on-chip Interconnects," European Design and Test Conference, Paris, March 1997
168. Daniel Brand, Anthony Drumm, Sandip Kundu and Prakash Narain, "Incremental Synthesis," International Conference on Computer Aided Design, November 1994
169. Sandip Kundu, "Multifault Testable Circuits Based on Binary Parity Diagrams," International Conference on Computer Design, October 1994
170. A. K. Pramanick and Sandip Kundu, "Design of scan-based path delay testable sequential circuits," International Test Conference, October 1993
171. Sandip Kundu, "On Diagnosis of Faults in a Scan-Chain," 11th IEEE VLSI Test Symposium, April 1993
172. Sandip Kundu and A. K. Pramanick, "Testability Preserving Boolean Transforms for Logic Synthesis," 11th IEEE VLSI Test Symposium, April 1993
173. Sandip Kundu, Indira Nair, Leendert Huisman, Vijay Iyengar and L. N. Reddy, "A small test generator for large designs," International Test Conference, pp. 30-40, September 1992
174. Sandip Kundu and Ankan Pramanick, "On testability preserving synthesis transforms," 15th IEEE Workshop on Design for Testability, Vail, Colorado 1992
175. C. W. Starke, M. Gruetzner, T. W. Williams and S. Kundu, "How can biased random pattern test generation yield improved fault coverage for BIST," 14th IEEE Workshop on Design for Testability, Vail, CO, 1991
176. Roy Thomas and Sandip Kundu, "Synthesis of fully testable sequential machines," European Design Automation Conference, February 1991
177. Sandip Kundu, Indira Nair, Leendert Huisman and Vijay Iyengar, "Symbolic implication in test generation," European Design Automation Conference, February 1991
178. Sandip Kundu, "Design of non-systematic 3-SyEC/AUED codes of asymptotically optimal order," International Symposium on Information Theory, San Diego, January 14-19, 1990
179. Sandip Kundu, "A new class of error correcting codes," International Symposium on Information Theory, San Diego, January 14-19, 1990
180. Sandip Kundu and Sudhakar M. Reddy, "Design of TSC checkers for implementation in CMOS technology," Int. Conference on Computer Design, Boston, October 2-4, 1989
181. Sandip Kundu and Sudhakar M. Reddy, "On CMOS Totally-Self-Checking Checkers," First European Workshop on Dependable Computing; Hardware and Software On-line Error Detection, Toulouse, France, March 1-3, 1989
182. Sandip Kundu, Sudhakar M. Reddy and Niraj Jha, "On The Design of Robust Multiple Fault Testable CMOS Combinational Logic Circuits" IEEE International Conference on Computer Aided Design, Santa Clara, November 1988
183. Sandip Kundu and Sudhakar M. Reddy, "Robust Tests for Parity Trees," International Test Conference, Washington D.C., pp. 680-687, September 1988

184. Sandip Kundu and Sudhakar M. Reddy, "On the Design of Robust Testable CMOS Combinational Logic Circuits," 18th International Symposium on Fault Tolerant Computing, Tokyo, Japan, pp. 220-225, June 1988
185. Sandip Kundu and Sudhakar M. Reddy, "On the Design t-SyEC/AUED Codes ", IEEE International Symposium on Information Theory, Kobe, Japan, June 19-24, 1988
186. Sandip Kundu and Sudhakar M. Reddy, "Design of Testable CMOS Circuits," IEEE Design for Testability Workshop, Vail, Colorado, 1988
187. Sandip Kundu and Sudhakar M. Reddy, "On The Design of TSC LFSR Circuits," International Test Conference BIST Workshop, South Carolina, March 11-13, 1987
188. Sandip Kundu and Sudhakar M. Reddy, "On The Design of Embedded TSC Checkers," Proceedings of the 24th Annual Allerton Conference on Circuit and System Theory, October 1986.
189. Sandip Kundu and Sudhakar M. Reddy, "On The Design of TSC CMOS Combinational Logic Circuits," Proceedings of the Int. Conf. on Computer Design, pp. 496-499, October 1986.

Tutorials

1. Sandip Kundu and Omer Khan, "Resilient Multicore Architectures," VLSI Design Conference, India, 2016
2. Sandip Kundu, "Design for Manufacturability and Reliability," VLSI Society of India sponsored education course, Bangalore, India, 2008
3. Sandip Kundu, "Design for Manufacturability and Reliability," VLSI Society of India sponsored education course, Calcutta, India, 2007
4. Sandip Kundu, "On Testing Circuit Marginalities," Design Automation and Test in Europe, Munich, 2006
5. Sandip Kundu, "On Testing Circuit Marginalities," VLSI Test Symposium, Berkeley, 2006
6. Sandip Kundu, "Dealing with VLSI Design and Circuit Marginalities during Test," VLSI Society of India sponsored education course, Calcutta, India, 2006
7. Sandip Kundu, "On Testing Circuit Marginalities," International Test Conference, Austin, TX, 2005
8. Sandip Kundu, "Testing for Circuit Marginalities," International Test Synthesis Workshop, Santa Barbara, 2004
9. Sandip Kundu and Rajesh Galivanche, "Test Challenges in Nanometer Technologies," European Test Workshop, Stockholm, Sweden, 2001
10. Sitaram Yadavalli, Sandip Kundu, Sanjay Sengupta, Rajesh Galivanche, "Testing and Design-for-Test (DFT) for Practicing Engineers," Design Automation and Test in Europe (DATE), Munich, Germany, 1999
11. Sandip Kundu and Sreejit Chakravarty, "Test Challenges for Nano-Meter Designs," European Test Workshop, Constance, Germany, 1999
12. Sandip Kundu, Rob Roy and Yervant Zorian, "Embedded core testing," VLSI-98, Chennai, India, 1998
13. Sandip Kundu and Anirudh Devgan, "Timing Analysis: from devices to systems," Asia Pacific Design Automation Conference, Yokohama, Japan, 1998

14. Sandip Kundu, "IDDQ Testing for engineers," Asian Test Symposium, Singapore, 1998
15. Sandip Kundu, Anirudh Devgan and Leon Stok, "Timing Analysis: from devices to systems," International Conference on Computer-Aided Design, San Jose, 1997
16. Sandip Kundu and Andreas Kuehlmann, "Verification and Test of Hardware in Practice," European Design Automation Conference (EURO-DAC), Geneva, Switzerland, 1996

Patents

1. Apparatus and method for detecting or repairing minimum delay errors (US Patent No. 9520877)
2. Weight compression/decompression system (US Patent No. 7197721)
3. Generalized fault model for defects and circuit marginalities (US Patent No. 7036063)
4. Method and apparatus for modeling and circuits with asynchronous behavior (US Patent No. 6,973,422)
5. Scan design for double-edge-triggered flip-flops (US Patent No. 6,938,225)
6. Method and apparatus for power supply noise modeling and test pattern development (US Patent No. 6,912,701)
7. System for rearranging plurality of memory storage elements in a computer process to different configuration upon entry into a low power mode of operation (US Patent No. 6,715,091)
8. Constrained signature-based test (US Patent No. 6,510,398)
9. Technique for sorting high frequency integrated circuits (US Patent No. 5,796,751)
10. System and method for testing internal nodes of an integrated circuit at any predetermined machine cycle (US Patent No. 5,793,777)
11. CMOS transistor network to gate level model extractor for simulation, verification and test generation (US Patent No. 5,629,858)
12. Adjustable weighted random test pattern generator for logic circuits (US Patent No. 5,297,151)
13. A DFT technique for avoiding contention/conflict in logic built-in self-test (US Patent No. 7,096,397)

Periodical Interview

1. R. Aitken, S. Eichenberger, G. Maier, S. Kundu and H. Walker, "Roundtable: Design for Manufacturability," IEEE Des. Test 21, 2, pp. 144-156, Mar. 2004