[1] M. Rahman, P. Narayanan, S. Khasanvis, J. Nicholson, and C. A. Moritz, “Experimental Prototyping of Beyond-CMOS Nanowire Computing Fabrics”, in Proceedings of IEEE/ACM International Symposium on Nanoscale Architectures, NYC, 2013
[2] S. Khasanvis, M. Rahman, and C. A. Moritz, "Heterogeneous Graphene-CMOS Ternary Content Addressable Memory", Special Issue Computing with Nanotechnology, Journal of Parallel and Distributed Computing, in press, 2013
[3] P. Shabadi, S. Rajapandian , S. Khasanvis, and C. A. Moritz, "Design of Spinwave Functions Based Logic Circuits", in SPIN, eds. Stuart Parkin, vol. 2, no. 3, World Scientific Publishing Company, 2012
[4]P. Narayanan, J. Kina, P. Panchapakeshan, C. O. Chui and C. A. Moritz, Integrated Device-Fabric Explorations and Noise Mitigation in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, vol. 11, no. 4, pp. 687 -700, Jul. 2012
[5] Csaba Andras Moritz, et al, “Fault-tolerant Nanoscale Processors on Semiconductor Nanowire Grids”, in IEEE Transactions on Circuits and Systems I, Special Issue on Nanoscale Circuits and Architectures, Volume: 54, Issue: 11, pp 2422-2434, November 2007.
[6] Csaba Andras Moritz, Donald Yeung, and Anant Agarwal, “SimpleFit: A Framework for Analyzing Design Tradeoffs in Raw Architectures”, in IEEE Transactions on Parallel and Distributed Systems, May, 2001.